![PDF] Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18- $\mu$ m CMOS Technology | Semantic Scholar PDF] Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18- $\mu$ m CMOS Technology | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/25a1c700fc1d6cb210015f31c1dcb1d4a333eaef/1-Figure1-1.png)
PDF] Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18- $\mu$ m CMOS Technology | Semantic Scholar
![Figure 2 from Latch-up characterization and checking of a 55 nm CMOS mixed voltage design | Semantic Scholar Figure 2 from Latch-up characterization and checking of a 55 nm CMOS mixed voltage design | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/a5c3c738fe705dc07cbc22397ec4a0a812ea5926/1-Figure2-1.png)
Figure 2 from Latch-up characterization and checking of a 55 nm CMOS mixed voltage design | Semantic Scholar
![2. Typical CMOS structure showing parasitic components and latch-up... | Download Scientific Diagram 2. Typical CMOS structure showing parasitic components and latch-up... | Download Scientific Diagram](https://www.researchgate.net/publication/253215993/figure/fig11/AS:713352561061891@1547087912440/Typical-CMOS-structure-showing-parasitic-components-and-latch-up-path-Well-and.jpg)